List of VHDL Tick Attributes

Below is a list of VHDL predefined attributes. This list is a subset of all of the VHDL attributes available, but it is a list of the attributes that are used most often. This list is a subset of the list found here.

T'BASE       is the base type of the type T
T'LEFT       is the leftmost value of type T. (Largest if downto)
T'RIGHT      is the rightmost value of type T. (Smallest if downto)
T'HIGH       is the highest value of type T.
T'LOW        is the lowest value of type T.
T'IMAGE(X)   is a string representation of X that is of type T.
A'LEFT       is the leftmost subscript of array A or constrained array type.
A'RIGHT      is the rightmost subscript of array A or constrained array type.
A'RANGE      is the range  A'LEFT to A'RIGHT  or  A'LEFT downto A'RIGHT .
A'LENGTH     is the integer value of the number of elements in array A.
S'EVENT      is true if signal S has had an event this simulation cycle.

Learn Verilog

Modules

Learn VHDL